CSc 453

Compilers and Systems Software

21 · Code Generation II

Department of Computer Science University of Arizona

Copyright (©) 2009 Christian Collberg

Next-Use Information

Overview

- We need to know, for each use of a variable in a basic block. whether the value contained in the variable will be used again later in the block.
- . If a variable has no next-use we can reuse the register allocated to the variable.
- We also need to know whether a variable used in a basic block is live-on-exit, i.e. if the value contained in the variable has a use outside the block. The global data-flow analysis we talked about in the optimization unit can be used to this end.
- If no live-variable analysis has been done we assume all variable are live on exit from the block. This will mean that when the end of a basic block has been reached, all values kept only in registers will have to be stored back into their corresponding variables' memory locations.

Basic Block Code Generation



- Generate code one basic block at a time.
- . We don't know which path through the flow-graph has taken us to this basic block.

 We can't assume that any variables are in registers.



 We don't know where we will go from this block. ⇒ Values kept in registers must be stored back into their memory locations before the block is exited.





- We want to keep variables in registers for as long as possible, to avoid having to reload them whenever they are needed.
- When a variable isn't needed any more we free the register to reuse it for other variables.
 ⇒ We must know if a particular value will be used later in the basic block.

(B) (B) (E) (E) E 900

101161121121 2 000

Next-Use Information...



 If, after computing a value X, we will soon be using the value again, we should keep it in a register. If the value has no further use in the block we can reuse the register.

Next-Use Information...

_ X is live at (5)

(5) X := ··· ... (no ref to X) ... (14) ··· := ··· X ···

- X is live at (5) because the value computed at (5) is used later in the basic block.
- X's next_use at (5) is (14).
- It is a good idea to keep X in a register between (5) and (14).

__ X is dead at (12) ____

| ı | (12) | · · · := · · · X · · · | |
|---|------|------------------------|--|
| | | (no ref to X) | |
| | (25) | X := ··· | |

 X is dead at (12) because its value has no further use in the block.

Algorithm

Don't keep X in a register after (12).

| I | Intermediate | | | | | Live/Dead | | | Next Use | | | |
|------|----------------|----|------|---|---|-----------|----------------|-----|----------|-----|----------------|--|
| Code | | | | х | У | z | t ₇ | x | У | z | t ₇ | |
| (1) | х | := | y+z | L | D | D | | (2) | - | - | | |
| (2) | z | := | x*5 | D | | L | | - | | (3) | | |
| (3) | t ₇ | := | z+1 | | | L | L | | | (4) | (4) | |
| (4) | У | := | z-t7 | | L | L | D | | (5) | (5) | _ | |
| (5) | х | := | z+y | D | D | D | | - | _ | _ | | |

• x, y, z are live on exit, t₇ (a temporary) isn't.

D > 4 B > 4 E > 4 E > 8 9 4 G


Next-Use Algorithm

- A two-pass algorithm computes next-use & liveness information for a basic block.
- In the first pass we scan over the basic block to find the end.
 Also:
 - For each variable X used in the block we create fields X.live and X.next_use in the symbol table. Set X.live:=FALSE:
 - ② Each tuple (i) X:=Y+Z stores next-use & live information.
 We set
- (i).X.live:=(i).Y.live:=(i).Z.live:=FALSE and

X.next_use:=NONE.

(i).X.next_use:=(i).Y.next_use:= (i).Z.next_use:= NONE.

Next-Use Algorithm...



- Scan forwards over the basic block:
 - Initialize the symbol table entry for each used variable, and the tuple data for each tuple.
- Scan backwards over the basic block. For every tuple
- (i): x := y op z do:
 - Oppy the live/next_use-info from x, y, z's symbol table entries into the tuple data for tuple (i).
 - Update x, y, z's symbol table entries: x.live := FALSE:
 - x.live := FALSE x.next_use := NONE; y.live := TRUE; z.live := TRUE; y.next_use := i; z.next_use := i;

4 m >

- (B) (B) (S) (S) (B) (O)

Next-Use Example – Forward Pass

Example

| | | SyTab-Info | | | | | | In | str | I | nfo | |
|------------|------|------------|----------|---|------|---|---|----------|-----|---|-----|---|
| | live | | next_use | | live | | | next_use | | | | |
| i | х | У | z | х | У | z | х | У | z | х | У | z |
| (1) x:=y+z | F | F | F | | | | F | F | F | | | |
| (2) z:=x*5 | F | F | F | | | | F | F | F | | | |
| (3) y:=z-7 | F | F | F | | | | F | F | F | | | |
| (4) x:=z+y | F | F | F | | | | F | F | F | | | |

| | | SyTab-Info | | | | | | In | str | I: | nfo | |
|--------------|---|------------|----|-----|-----|-----------|---|----|-----|-----|-----|---|
| live | | | ne | xt_ | use | live next | | | xt_ | use | | |
| i | х | У | z | х | У | z | х | у | z | х | У | z |
| (4) x := z+y | F | T | T | | 4 | 4 | F | F | F | | | |
| (3) y := z-7 | F | F | T | | | 3 | F | T | T | | 4 | 4 |
| (2) z := x*5 | Т | F | F | 2 | | | F | F | T | | | 3 |
| (1) x := y+z | F | T | T | | 1 | 1 | Т | F | F | 2 | | |

 The data in each row reflects the state in the symbol table and in the data section of instruction i after i has been processed.

Register & Address Descriptors

1011011121121 2 740

Register & Address Descriptors

During code generation we need to keep track of what's in each register (a Register Descriptor).

- One register may hold the values of several variables (e.g. after x:=y).
- We also need to know where the values of variables are currently stored (an Address Descriptor).
- A variable may be in one (or more) register, on the stack, in global memory; all at the same time.

Register & Address Descriptors. . .

| Address Descriptor | | | | | | | |
|--------------------|--------|----------|--|--|--|--|--|
| Id | Memory | Regs. | | | | | |
| x | fp(16) | {r0} | | | | | |
| У | fp(20) | {} | | | | | |
| z | 0x2020 | {r1, r3} | | | | | |
| t1 | | {r0} | | | | | |

| Register Descriptor | | | | | | |
|---------------------|----------|--|--|--|--|--|
| Reg | Contents | | | | | |
| r0 | {x, t1} | | | | | |
| r1 | {z} | | | | | |
| r2 | {} | | | | | |
| r3 | {2} | | | | | |

A Simple Code Generator

A Simple Code Generator

A flowgraph: We generate code for each individual basic block.

An Address Descriptor (AD): We store the location of each variable: in register, on the stack, in global memory.

A Register Descriptor (RD): We store the contents of each register.

Next-Use Information: We know for each point in the code whether a particular variable will be referenced later on.

_____ We need: _____

 $\label{eq:GenCode} \begin{aligned} & \mathsf{GenCode}(i\colon \mathsf{x} := \mathsf{y} \ \mathsf{op} \ \mathsf{z}) \text{: Generate code for the } \mathbf{i} \text{:th intermediate} \\ & \mathsf{code} \ \mathsf{instruction}. \end{aligned}$

GetReg(i: x := y op z): Select a register to hold the result of the operation.

(□) (**□**) (**□**) (**□**) (**□**) (**□**) (**□**) (**□**) (**□**)

Machine Model

We will generate code for the address-register machine described in the book. It is a CISC, not a RISC; it is similar to the x86 and MC68k.

 The machine has n general purpose registers RO, R1, ..., Rn.

| MOV M, R | Load variable M into register R. | | | | | |
|-----------|--|--|--|--|--|--|
| MOV R, M | Store register R into variable M. | | | | | |
| OP M, R | Compute R := R OP M, where OP is one of ADD, | | | | | |
| | SUB, MUL, DIV. | | | | | |
| OP R2, R1 | Compute R1 := R1 OP R2, where OP is one of | | | | | |
| | ADD, SUB, MUL, DIV. | | | | | |

_____ GenCode((i): X := Y OP Z) _____

- L is the location in which the result will be stored. Often a register.
- \bullet Y' is the most favorable location for Y. I.e. a register if Y is in a register, Y's memory location otherwise.

_____ GenCode((i): X := Y) _____

 Often we won't have to generate any code at all for the tuple X := Y; instead we just update the address and register descriptors (AD & RD).

_____ GetReg(i: X := Y op Z) _____

 If we won't be needing the value stored in Y after this instruction, we can reuse Y's register.

4 D 2 4 D 2 4 D 2 4 D 2 4 D 3 4 D 3 4 D 3

- L := GetReg(i: X := Y op Z).
- Q Y' := "best" location for Y. IF Y is not in Y' THEN gen(MOV Y', L).
- 3 Z' := "best" location for Z.
- o gen(OP Z', L)
- Update the address descriptor: X is now in location L.
- O Update the register descriptor: X is now only in register L.
- O IF (i).Y.next_use=NONE THEN update the register descriptor: Y is not in any register. Same for Z.

- IF Y only in mem, location L THEN
 - R := GetReg(); gen(MOV Y, R);
 - AD: Y is now only in reg R.
 - . RD: R now holds Y.
- IF Y is in register R THEN
 - AD: X is now only in register R.
 - · RD: R now holds X.
- IF (i).Y.next_use=NONE THEN RD: No register holds Y.
- At the end of the basic block store all live variables (that are left in registers) in their memory locations.

Register Allocation

IF

- Y is in register R and R holds only Y (i).Y.next.use=NONE.
- THEN RETURN R;

GetReg(i: X := Y op Z)

- @ ELSIF there's an empty register R available THEN RETURN R:
- ELSTF
 - . X has a next use and there exists an occupied register R THEN Store R into its memory location and RETURN
- R; OTHERWISE RETURN the memory location of X.

Code Generation Example

Code Generation Example

- . The state in RD and AD is after the operation has taken place.
- . Only two registers are available, r0 and r1.
- In the last instruction we select r0 for spilling.
- Note that x and y are kept in registers until the end of the basic block. At the end of the block, they are returned to their memory locations.

Code Generation Example...

| | Interm. Co | de Machine |
|-----|------------|------------|
| (1) | x := y + z | MOV y, r0 |
| | | ADD z, r0 |
| (2) | z := x * 5 | MUL 5, r0 |
| (3) | y := z - 7 | MOV r0, r1 |
| | | SUB 7, r1 |
| (4) | x := z + y | MOV r0, z |
| | | ADD r1, r0 |
| | | MOV r1, y |
| | | MOV ro, x |

Code Generation Example...

| Interm. | Machine | RD | AD | Live | | |
|------------|------------------------|---------------|---------------|------|---|---|
| | | | | х | у | z |
| x := y + z | MOV y, r0 ADD z, r0 | r0 ≡ x | x = r0 | T | F | T |
| | | | | _ | _ | _ |
| z := x * 5 | MUL 5, r0 | $r0 \equiv z$ | z ≡ r0 | F | | Т |
| y := z - 7 | MOV r0, r1 | $r0 \equiv z$ | $z \equiv r0$ | | T | T |
| | SUB 7, r1 | $r1 \equiv y$ | y = r1 | | | |

Code Generation Example. . .

| Interm. | Machine | RD | AD | Live | | |
|------------|------------|---------------|----------------|-------|--|--|
| x := z + y | MOV rO, z | r0 ≡ z | z = mem | T T T | | |
| | | | z = r0 | | | |
| | | $r1 \equiv y$ | y = r1 | | | |
| | ADD r1, r0 | r0 ≡ x | x = r0 | | | |
| | | $r1 \equiv y$ | y = r1 | | | |
| | | | $z \equiv mem$ | | | |
| | MOV r1, y | | y = mem | | | |
| | MOV ro, x | | x = mem | | | |

Summary

0.000 (20.02) 2.000

Readings and References

Summary

Read Louden:

Generation of Intermediate Code 407–442 Machine Code Generation 453–467

This lecture is taken from the Dragon book:
 Next-Use Information 534–535
 Simple Code Generation 535–541.
 Address & Register Descriptors 537

- Register allocation requires next-use information, i.e. for each reference to x we need to know if x's value will be used further on in the program.
- We also need to keep track of what's in each register. This is sometimes called register tracking.
- We need a register allocator, a routine that picks registers to hold the contents of intermediate computations.