


BEG and Cocktail I


- We'll talk about a code generator generating system called BEG.
- BEG is part of a larger compiler construction toolset called Cocktail. Cocktail has tools that construct parsers, scanners, semantic analysers, intermediate code generators and machine code generators.
- Most of the Cocktail tools are now commercial products, but there are still some free early versions around on the net.
- BEG is a program which takes as input a specification consisting of code generation rules, a description of the target architecture, and a description of the intermediate representation.

BEG and Cocktail II


- Based on the machine description BEG produces a code generator which operates by pattern-matching on the intermediate representation.
- One can choose between several (at least two...) types of register allocators.
- The code generator constructed by BEG takes as its input a sequence of expression trees. Output can be just about anything; we will produce textual assembly code.
- The code generator takes care of (almost) all aspects of code generation: instruction selection, register allocation, register assignment, and register spilling.
- The next slide shows the overall structure of a compiler built by Cocktail.




Cocktail Generated Files




Cocktail Tools






The Phases of Beg I

- The code generator generated by BEG runs in three phases.
- The first phase uses pattern matching to construct a minimal cover of the input tree: the code generator will find the set of code generator rules which will produce the cheapest (fastest) code sequences. BEG does this by covering the input tree with the cheapest sequence of patterns.
- The second phase allocates register.
- The third phase generates the actual code.
- Another way of thinking about a minimal cover is to say that the selected patterns reduce the input tree to the empty tree by deleting matched parts of the input tree.





Intermediate Code

- When we build the code generator with BEG, BEG generates a module Sparc.md/mi which is the interface to the code generator.
- At compile-time we call procedures in this module to build the intermediate code tree.
- The code generator generated by BEG assumes that the intermediate code is in a tree format. The structure of the tree-nodes is described by a specification.


(D) (#) (2) (2) (3) 3 (0)

Cover Trees I

Integer (value: INTEGER) -> IntExp; GlobalVar (id: Identifier) -> IntExp; Load IntExp -> IntExp; Store IntExp * IntExp; Plus IntExp + IntExp -> IntExp;



- The + (*)-sign makes the operator (non-)commutative (Plus is commutative since a + b ≡ b + a).
- Parentheses indicate input attributes, data passed from the front end to the code generator.



There are several alternative ways of thinking about the actions taken by BEG during code generation:

- Find a set of patterns that covers the input tree, such that the total cost is minimized.
- Build a tree (identical to the input tree) out of the available patterns, such that the total cost of the new tree is minimized.
- Apply the patterns to the input tree, replacing the matched part of the tree with the right hand side of the pattern, until the tree is consumed. Chose the set of patterns with minimal cost.



1000 S (S) (S) (S) (S)

Beg Example I (b) – Explanation


 These simple rules all contain three parts: a pattern, a cost, and an emit-part. The pattern-part describes a sub-tree which the rule matches, the emit-part describes the instructions to be generated by the rule, and the cost-part describes the cost of executing these instructions.

Explanations:

Rule 1, for example, states that on the SPARC there is an add-instruction which adds two registers into a third, and which executes in one (1) machine cycle.

- Rule 2 says that we can load the value at a given address into a register using the 1d-instruction. Address is a SPARC addressing mode which has several different forms.
- Rule 5 shows how we can load an integer value into a register using the set pseudo-operation.
- Rule 6 is known as a chain-rule. It generates no code but simply states how we may transform a value from one form to another. In this case the rule states how we can transform a register into the addressing mode Address. The Modula-2-code in the EVAL-part is executed during the code generator's cover phase, whereas the code in the EMIT-part is executed during the output phase.





Beg Tree Patterns II

- A Beg pattern is normally a sub-tree where the leaves are non-terminals.
- A non-terminal represents a storage class on the machine, i.e. a register or some other addressing mode.
- Most patterns have a result non-terminal, which describes the type of storage class in which the instruction returns its result.
- Top-level patterns are distinguished by the fact that they do not have a result non-terminal. They therefore only match the root of an input expression tree.


(D) (#) (2) (2) (3) 3 (0)

Beg Tree Patterns III

BEG Example I (d)


- A chain rule transforms a value from one storage class to another. Often this can be done without generating any code. For example, if one instruction returns its result in a register, and the next instruction requires its argument in an address (e.g. a Sparc addressing mode which is either a register, the sum of two registers, or the sum of a register and a small offset), then we can use a chain rule that maps a register non-terminal to an address (without producing any code) rather than introducing an explicit rule for each instruction of that kind.
- We can use the same technique to handle machines with more than one register class (Address and Data Registers for the MC68XXX architecture, for example).

101 (B) (2) (2) (2) 2 (0)






100 ST 150 ST 150 ST 100



Building Beg Specifications



 A working BEG specification can be extended with new rules that produce better code in special cases.



Structure of Sparc.cgd

Structure of BEG Specifications

 The main BEG specification for the SPARC architecture is stored in a file Sparc.cgd. It has the following global structure:

1011001001001000

CODE_GENERATOR_DESCRIPTION Sparc; INTERMEDIATE_REPRESENTATION NONTERMINALS IntExp; OPERATORS

Intermediate code format

REGISTERS

Description of registers

AVAIL (Available registers);

NONTERMINALS

Description of addressing modes

Code generation rules

INSERTS

Code to be inserted in generated modules

END CODE GENERATOR DESCRIPTION

 In this now the tree-nodes are described: CDE_GENERATOR_DESCRIPTION Sparc; (DETERMENDATE_REPRESENTATION; DOTTERMINALS IntExp; (DOTTERMINALS IntExp; (IDENIALS" (VALUES: INTEGER) -> INTEGER) 	 We need to know the addressing modes the machine has and which registers are available. Integer Register a [dola] (%g0, %g1,, %g7) b local (%10, %11,, %17) o intput (%00, %01,, %r0) Floating Point Register (%t0, %t1,, %t51) Floating Point Register (%t0, %t1,, %t51) Floating Point Register (%t0, %t1,, %t51) Floating Point Register (%t0, %t1,, %t51) Floating Point Register (%t0, %t1,, %t51) Floating Point Register (%t0, %t1,, %t51) Floating Point Register (%t0, %t1,, %t51) Floating Point Register (%t0, %t1,, %t51) Floating Point Register (%t0, %t1,, %t51)
Registers and Addr. Modes	BEG Rules
CODE_GENERATOR_DESCRIPTION Sparc; REGISTERS 10.11.12.13.14.15.16.17,, 15.16.17; AVAIL (1017.10.15.17.00.05.g160); NONTERMINALS Register REGISTERS (10.11.12,15); Greg REGISTERS (g1.g2.g3.g4); Address ADRMODE	RULE Pattern consisting of register classes, addressing modes, operators, etc. CONDITION Condition evaluated during cover phase. If result is FALSE rule will not be used. COST Cost (in number of cycles) of using rule. CHANGE Registers affected by generated code. EVAL Code to evaluate attributes, build addressing modes, etc.
COND_ATTRIBUTES (val : INTEGER) (reg1 : Register; reg2 : Register); RegOrImm ADRMODE COND_ATTRIBUTES (val : INTEGER) (reg : Register); IntConst13 COND_ATTRIBUTES	EMIT Code to generate target code. RULE arg_1 arg_2 -> result CONDITION { Boolean Modula-2-expression }; COST Integer; CHANGE (Affected registers); EVAL { Cover phase Modula-2-code };

EMIT

Output phase Modula-2-code };

Advanced BEG Rules I

Ac

Advanced BEG Rules II

Admissible Registers I:	Registers Affected by Side-Effects:
RULE Mult Reg.a(o0) Reg.b(o1)->Reg.c(o0) COST 4;	RULE Call.c Arg; COST 2;
<pre>EMIT {Write("mul");}</pre>	CHANGE (g1g6); EMIT {Write("call");}
 The mul instruction requires its arguments to be in registers %00 and %01, and returns its result in register %00. 	• A procedure call affects all global registers.
Admissible Registers II:	Computed Registers:
RULE Instr Reg.a(o006) -> Reg.b(o0) COST 4;	RULE Instr Reg.a -> Reg.c({Mod-2 Expr}) COST 4;
<pre>EMIT {Write("");}</pre>	<pre>EMIT {Write("");}</pre>
• In order to use this rule, Beg has to make sure that the argument is in one of the specified registers.	• The expression returns a suitable register. This is useful when passing parameters in registers.
dvanced BEG Rules III	Advanced BEG Rules IV
Constant Folding: The Modula-2 code in in the EVAL part of a rule is executed during the cover phase. It can therefore be used to evaluate	• A BEG rule can be given an arbitrarily complex pattern. The pattern part of a rule is actually a preorder traversal of a tree pattern.
(fold) constant expressions.	 The following example shows how we can specify a multiple and add instruction.
 For example, an expression a + 2 * 3 would be translated into code for a + 6, with 2 * 3 evaluated at compile time. 	multiply-and-add instruction:
Rule 9:	Reg Mult
RULE Plus Integer.a Integer.b	L C
-> Integer.c COST 0;	Rule 10:
<pre>EVAL {c.value := a.value + b.value}</pre>	RULE Plus Reg.a Mult Reg.b Reg.c -> Reg.d COST 2;
<ロ> <週> <注> <注> <注	EMIT {write("MADD");}

- The last part of a BEG specification consists of instructions that inserts extra code into the generated modules.
- Often this code consists of IMPORT statements that makes it possible for the generated modules to find types and procedures defined by us.
- For every module M generated by BEG, you can insert code into its definition and implementation modules. This is done in so called insertion points (Ip):

 There are special insertion points called IpInDut (for inserting IO routines) and IpNoReg (for inserting code to call when register allocation fails).

CODE_GENERATOR_DESCRIPTION Sparc; INSERTS

```
IpInDut {
FROM AsmFile IMPORT
Create,...,FatalError;
}
IpIR.d {
FROM GcgBase IMPORT
Identifier, Condition;
}
IpIR.i {
FROM GcgBase IMPORT Identifier, ...,
PrintCondition;
}
IpNoReg {
FatalError ("Reg alloc failed.");
HALT;
```

```
Example - IBM370 I
```

Example: IBM370

CODE_GENERATOR_DESCRIPTION IBM370; INTERMEDIATE_REPRESENTATION NONTERMINALS Value; OPERATORS Constant (v : INTEGER) -> Value: Plus Value + Value -> Value; Value + Value -> Value; Mult. AddressPlus Value * Value -> Value; BlockBase -> Value: Content Value -> Value: Assign Value * Value;

101 (0) (2) (2) (2) (2) (2)

Example - IBM370 III

RULE Double -> Register(R1,R3,R5,R7,R9,R11); COST 0; TARGET Double;

RULE Register (R0,R2,R4,R6,R8,R10) ->
Double.d (D0,D2,D4,D6,D8,D10);
COST 2;
TARGET Register;
EMIT {Write("SRDA ", d, 32);}"

920 S (B) (S) (S) (S) (S)

Example – IBM370 IV

```
RULE Constant -> Register.r;
COST 5;
EMIT {Write("L ", r, "=A(", Constant.v,")")};
RULE Plus Register.s Register.r -> Register;
COST 2;
TARGET r;
EMIT {Write("AR ", r, s);}
RULE Mult Register.a(R1,R3,R5,R7,R9,R11)
Register.b
-> Double.d (D0,D2,D4,D6,D8,D10);
COST 20; TARGET a;
EMIT {Write("MR ", d, b);}
```

Summary

- Read the Tiger Book, Chapter 9, Instruction Selection.
- Read "Emmelmann, Schröer, Landwehr: BEG A generator for Efficient Back Ends", PLDI '89.
- Or, read the Dragon Book, pp. 572-580.

 In the Sparc example, the val-attributes in the Address, RegOrImm, and IntConst13 addressing modes are specified as condition attributes. This means that this attribute gets its value during the code generator's cover phase. The register attributes, on the other hand, get their values during the output phase.

101 (B) (2) (2) (2) 2 900

101 (B) (2) (2) (2) 2 000