CSc 553 — Principles of Compilation

7: Code Generation I

Christian Collberg
Department of Computer Science
University of Arizona
collberg@gmail.com


Copyright © 2011 Christian Collberg

February 24, 2011

1

Introduction

2




3 Code Generation Issues I

• The purpose of the code generation phase of the compiler is to transform the intermediate code produced by the front end into some other code that can be executed.

- Often the the code generator will produce assembly code or object code which (after assembly and linking) can be directly executed by the hardware.
- Alternatively, the code generator can generate C-code and use the native C-compiler as the "real" back-end.
- Or, the code generator can generate code for a "virtual machine", and use an **interpreter** to execute the code.
- We expect the code generator to produce code that is as efficient as possible.

4 Code Generation Issues II



5 Code Generation Issues III

- The input to the code generator can be any one of the intermediate representations we've discussed: Trees, Tuples, Graphs,...
- The work of the code generator consists of several (interdependent) tasks:

Instruction

- **selection:** Which instructions should be generated?
- **scheduling:** In *which* order should they be generated?

Register

- allocation: Which variables should be kept in registers?
- **assignment:** In *which* registers should they be stored?
- **spilling:** Which registers should be spilled when?

6

Architectures

_	TA /E	1 •	A 1	• ,	, 1
' /	\/I	chino	Λ recl	hitaa	tiirac l
1	IVIA	СПППЕ	: AICI	mec	tures I

Kinds of Instructions:
3-Register: add R1, R2, R3 [R1 := R2 + R3] (MIPS,VAX,···).
Register-Address: add R, Addr [R := R + Addr] (VAX,x86,MC68k)
2-Register: add R1, R2 [R1 := R1 + R2] (VAX,x86,MC68k)
2-Address: add Addr1, Addr2 [Addr1 := Addr1 + Addr2] (VAX)
3-Address: add Addr1, Addr2, Addr3 [Addr1 := Addr2 + Addr3] (VAX)
Kinds of Register Classes:
General One set of register that can hold any type of data (VAX, Alpha).
Integer+Float Separate integer and floating point register sets (Sparc, MIPS).
8 Machine Architectures II
Kinds of Register Classes (cont):
Integer+Float+Address Separate integer, floating point, and address register sets (MC68k).
Kinds of Addressing Modes:
Immediate: #X The value of the constant X. (All architectures.)
Register Direct: R The contents of register R. (All architectures.)
Register Indirect: (R) The contents of the memory address in register R. (All.)
Register Indirect with increment: (R+) The contents of the memory address in register R. R is incremented by the size of the instruction (i.e. if MOVE.W (R+), Addr moves two bytes, then R would be incremented by 2). (VAX, MC68k.)
9 Machine Architectures III
Kinds of Addressing Modes:
Register Ind. with Displacement: d(R) The contents of the memory address R+d, where R is a register and d a (small) constant. (All architectures.)
The Cost of an instruction:
• The Cost of an instruction is the number of machine cycles it takes to execute it.
• On RISCs, most instructions take 1 cycle to execute. Loads, stores, branches, multiplies, and divides may take longer.

• On CISCs, the number of cycles required to execute an instruction $[Instr Op_1, Op_2]$ is $cost(Instr)+cost(Op_1)+cost(Op_1)+cost(Op_2)$ is the number of cycles required to compute the addressing mode Op_i .

A Simple Example

11 Code Generation Example I

• A straight-forward code generator considers one tuple at a time, without looking at other tuples. The code generator is simple, but the generated code is sub-optimal.

```
int A[5], i, x;
main(){for(i=1;i<=5;i++) x=x*A[i]+A[i];}
```

	• ,						
The Tuple Code							
(1)	i := 1	(9) T5 := i					
(2)	TO := i	(10) T6 := A[T5]					
(3)	IF TO<6 GOTO (5)	(11) T7 := T4+T6					
(4)	GOTO (17)	(12) x := T7					
(5)	T1 := i	(13) T8 := i					
(6)	T2 := A[T1]	(14) T9 := T8+1					
(7)	T3 := x	(15) i := T9					
(8)	T4 := T2*T3	(16) GOTO (2)					

12 Code Generation Example II (A)

Unoptimized MIPS Code:

```
(1) i := 1
         $2,0x1
   li
                      # $2 := 1
         $2,i
                      # i := $2
   sw
L2:
          (2) T0 := i
                      # $2 := i
          (3) IF i < 6 GOTO (5)
         $3,$2,6
   slt
                      # $3 := i < 6
                      # IF $3≠0 GOTO L5
         $3,$0,L5
   bne
          (4) GOTO (17)
                      # GOTO L3
   j
L5:
         (5) T1 := i
                      # $2 := CONT(i)
   lw
```

13

```
# $3 := CONT(x);
lw
       (8) T4 := T2 * T3
      $3,$2
                   # $1o := $3 * $2
mult
      $4
                   # $4 := $1o
mflo
       (9) T5 := i
      $2,i
                   # $2 := CONT(i)
lw
       (10) T6
                  A[T5]
      $3,$2
                   # $3 := $2
move
      $2,$3,2
                   # $2 := $3 * 4
sll
      $3,A
                   # $3 := ADDR(A)
la
      $2,$2,$3
                   # $2 := $2 + $3
addu
                   # $2 := CONT(A[i])
lw
      $3,0($2)
```

15 Code Generation Example III (A)

• The generated code becomes a lot faster if we perform Common Sub-Expression Elimination (CSE) and keep the index variable i in a register (\$6) over the entire loop:

```
(1) i := 1
                      # $6 := 1
   li
L2:
          (2) T0 := i
          (3) IF i < 6 GOTO (5)
   slt
         $3,$6,6
                      # $3 := i < 6
         $3,$0,L5
                      # IF $3≠0 GOTO L5
   bne
             GOTO (17)
   j
         L3
                      # GOTO L3
          (5) T1 := i
L5:
```

• A[T1] is computed once, and the result is kept in register \$5 until it's needed the next time.

```
(6) T2 := A[T1]
                   # $3 := $6
      $3,$6
move
sll
      $2,$3,2
                   # $2 := $3 * 4
                   # $3 := ADDR(A)
la
      $3,A
      $2,$2,$3
                   # $2 := $2 + $3
addu
                   # $5 := CONT(A[i])
      $5,0($2)
       (7)
           T3 := x
lw
      $3,x
                   # $3 := CONT(x);
       (8) T4 := T2 * T3
                   # $1o := $3 * $5
mult
      $3,$5
{\tt mflo}
      $4
                   # $4 := $lo
           T5 := i
       (10) T6 := A[T5]
```

17

• After the loop we need to store the value of \$6 which has been used to hold the loop index variable i.

```
(11) T7 := T4 + T6
         $2,$4,$5
                      # $2 := $4 + $5
   addu
          (12) x := T7
   sw
                      # x := $2
          (13) T8 := i
          (14) T9 := T8 + 1
          (15) i := T9
         $6,$6,1
                      # $6 := $6 + 1
   addu
          (16) GOTO (2)
                      # GOTO L2
   j
L3:sw
         $6,i
                      # i := $6
```

18 Code Generation Example IV (A)

- Since x and ADDR(A) seem to be used a lot in the loop, we keep them in registers (\$7 and \$8, respectively) as well.
- We also reverse the comparison, which allows us to remove one jump.
- The move instruction is unnecessary, so we remove it also.

```
(1) i := 1
   li
                      # $6 := 1
   lw
         $7,x
                      # $7 := CONT(x);
                      # $8 := ADDR(A)
         $8,A
   la
L2:
          (2) T0 := i
          (3) IF i < 6 GOTO (5)
          (4) GOTO (17)
         $3,$6,6
                      # $3 := i >= 6
   sge
                      # IF $3≠0 GOTO L3
         $3,$0,L3
   bne
```

20

addu
$$(15)$$
 i := T9 (16) GOTO (2) (16) GOTO (2) (2) (2) (2) (2) (3) (3) (3) (3) (3) (4) (4) (4) (5) (5) (5) (5) (5) (5) (5) (6) (6) (7) $(7$

- The unoptimized code (produced by gcc -S -g) was 28 instructions long. Our optimized code is 16 instructions. Improvement: 42%.
- More importantly, in the original code there were 26 instructions **inside the loop**, and 2 outside. Since the loop runs 5 times, **we will execute** 3 + 5 * 25 = 128 instructions.
- In the optimized case, we have 11 instructions in the loop and 5 outside. We will execute only 5+5*11=60 instructions. Improvement: 53%.

Instruction Selection

22 Instruction Selection I

- Instruction selection is usually pretty simple on RISC architectures there is often just one possible sequence of instructions to perform a particular kind of computation.
- CISC's like the VAX, on the other hand, leave the compiler with more choices: ADD2 1, R1 ADD3 R1, 1, R1 INC R1 all add 1 to register R1.

23 Instruction Selection II

V*2 – Better Instr. Selection _____

• The Sparc has a library function .mul and a hardware multiply instruction smul:

```
set V, %00
ld [%00], %00
smul %00, 1, %00 # %00 := %00 * %01;
```

V*2 – Even Better Instr. Selection _____

- The Sparc also has hardware shift instructions (sll, srl).
- Integer multiplication by 2^i can be implemented as a shift i steps to the left.

```
set V, %00
ld [%00], %00
sll %00, 1, %00 # %00 := %00 * 2;
```

24 Instruction Scheduling I

- Instruction scheduling is important for architectures with several functional units, pipelines, delay slots. I.e. most modern architectures.
- The Sparc (and other RISCs) have **branch delay slots**. These are instructions (textually immediately following the branch) that are "executed for free" during the branch.

```
ld [%00], %00  # %00 := CONT(V);
call .mul, 2
set 2, %01  # Filled delay slot
```

25 Instruction Scheduling II (A)

- The Sparc's integer and floating point units can execute in parallel. Integer and floating point instructions should therefore be reordered so that operations are interleaved.
- Consider this example program:

```
int a, b, c; double x, y, z;
{
    a = b - c; c = a + b; b = a + c;
    y = x * x; z = x + y; x = y / z;}
```

• How will the generated code be different if the compiler takes advantage of parallel execution, or not?

26 Instruction Scheduling II (B)

```
int a, b, c; double x, y, z;
      a = b - c; c = a + b; b = a + c;
      y = x * x; z = x + y; x = y / z;
                                                     cc -03
                              cc -02
                                               fmuld %f30,%f30,%f28
                              b,%o3
                              %00,%01,%01
                                                     c,%o1
                        sub
                                               set
                                                     [%01],%02
                        set
                              a,%00
                                               ld
                              %o4,%o5,%o4
                                               faddd %f30,%f28,%f30
                        add
                              %00,%02,%00
                                                     b,%00
                              x, %o0
                                               ld
                                                     [%00],%04
                        set
                        fmuld %f0,%f2,%f0
                                               set
                                                     z, %g1
                        sethi %hi(z),%o2
                                                     %04,%02,%02
                                               sub
                        faddd %f6,%f8,%f6
                                               fdivd %f28,%f30,%f2
                        fdivd %f12,%f14,%f12
                                                     %04,%02,%04
                                               add
                                               add
                                                     %02,%04,%05
```

27

Register Allocation/Assignment/Spilling

28 Register Allocation Issues

•	Why do we need registers:	?

^{1.} We only need 4–7 bits to access a register, but 32–64 bits to access a memory word.

- 2. Hence, a one-word instruction can reference 3 registers but a two-word instruction is necessary to reference a memory word.
- 3. Registers have short access time.

	D: -4 II	
negister Uses;	_ Register Uses:	

- 1. Instructions take operands in regs.
- 2. Intermediate results are stored in regs.
- 3. Procedure arguments are passed in regs.
- 4. Loads and Stores are expensive \Rightarrow keep variables in regs for as long as possible.
- 5. Common sub-expressions are stored in regs.

29 Register Allocation/Assignment

Register Allocation:

- First we have to decide which variables should reside in registers at which point in the program.
- Variables that are used frequently should be favored.

Register Assignment:

- Secondly, we have to decide which physical registers should hold each of these variables.
- Some architectures have several different **register classes**, groups of registers that can only hold one type of data:
 - MIPS & Sparc have floating point and integer registers;
 - MC68k has address, integer, and floating point, etc.

30 Register Assignment (A)

- Some architectures pass procedure arguments in registers. If a value is used twice, first in a computation
 and then in a procedure call, we should allocate the value to the appropriate procedure argument
 register.
- Sparc passes it's first 6 arguments in registers %00,%01,%02,%03,%04,%05.
- See the next slide for an example.

31 Register Assignment (B)

```
main () {
   int a,b;
                    /* \Leftarrow b is used here /*
   a = b + 15;
   P(b);
                    /* \Leftarrow and here. */
       [%fp-8],%o0
                        # %oO := CONT(b);
ld
                        # %o1 := %o0 + 15
add
      %o0,15,%o1
      %o1,[%fp-4]
                        # a := %o1;
st
call P,1
                        # P(%o0)
```

32 Register Spilling I

- We may have 8 | 16 | 32 regs available.
- When we run out of registers (during code generation) we need to pick a register to **spill**. I.e. in order to free the register for it's new use, it's current value first has to be stored in memory.
- Which register should be spilt? Least resently used, Least frequently used, Most distant use, ... (take your pick).

```
_____ Example: __
```

- Assume a machine with registers R1--R3.
- R1 holds variable a; R2 holds b, R3 holds c, and R4 holds d. Generate code for:

```
x = a + b; # \Leftarrow Which reg for x?

y = x + c;
```

• Which register should be spilt to free a register to hold x?

33 Register Allocation Example

34 Register Spilling Example

Basic Blocks and Flow Graphs

36 Basic Blocks and Flow Graphs I


- We divide the intermediate code of each procedure into basic blocks. A basic block is a piece of straight line code, i.e. there are no jumps in or out of the middle of a block.
- The basic blocks within one procedure are organized as a flow graph.
- A flowgraph has
 - basic blocks $B_1 \cdots B_n$ as nodes,
 - a directed edge $B_1 \to B_2$ if control can flow from B_1 to B_2 .
- Code generation can be performed on a small or large piece of the flow graph at a time (small=easy, large=hard):

Local Within one basic block.

Global Within one procedure.

Inter-procedural Within one program.

37



38

```
X := 20; WHILE X < 10 DO
   X := X-1; A[X] := 10;
   IF X = 4 THEN X := X - 2; ENDIF;
ENDDO; Y := X + 5;
                                                (1) X := 20
                                                                         (5) if X<>4 goto (7)
                                                (2) if X>=10 goto (8)
                                                                         (6) X := X-2
             _ Intermediate Code:
                                                (3) X := X-1
                                                                         (7) goto (2)
                                                (4) A[X] := 10
                                                                         (8) Y := X+5
                                            Flow Graph: .
                                               X := 20;
                                            if x >= 10 goto B4
                                     A[X] := 10;
                                        X := X - 2:
```

Constructing Basic Blocks

40 Basic Blocks I

- How do we identify the basic blocks and build the flow graph?
- Assume that the input to the code generator is a list of tuples. How do we find the beginning and end of each basic block?

Algorithm: _____

- 1. First determine a set of **leaders**, the first tuple of basic blocks:
 - (a) The first tuple is a leader.
 - (b) Tuple L is a leader if there is a tuple $\boxed{ \texttt{if ...goto L} }$ or $\boxed{ \texttt{goto L} }$
 - (c) Tuple L is a leader if it immediately follows a tuple $\boxed{\mathtt{if} \ldots \mathtt{goto} \ \mathtt{L}}$ or $\boxed{\mathtt{goto} \ \mathtt{L}}$
- 2. A basic block consists of a leader and all the following tuples until the next leader.

41 Basic Blocks II

```
P := 0; I := 1;
REPEAT
    P := P + I;
    IF P > 60 THEN P := 0; I := 5 ENDIF;
    I := I * 2 + 1;
UNTIL I > 20;
K := P * 3
```

```
___ Tuples: _____
```

```
(1)
      P := 0
                         \Leftarrow Leader (Rule 1.a)
(2)
      I := 1
(3)
      P := P + I
                         \Leftarrow Leader (Rule 1.b)
(4)
      IF P <= 60 GOTO (7)
(5)
                         \Leftarrow Leader (Rule 1.c)
      P := 0
(6)
      I := 5
(7)
      T1 := I * 2
                         \Leftarrow Leader (Rule 1.b)
(8)
      I := T1 + 1
(9)
      IF I <= 20 GOTO (3)
(10)
      K := P * 3
                         \Leftarrow Leader (Rule 1.c)
```

```
Block B_1: [(1) P:=0; (2) I:=1]

Block B_2: [(3) P:=P+I;


(4) IF P<=60 GOTO \boxed{B_4}]

Block B_3: [(5) P:=0; (6) I:=5]

Block B_4: [(7) T1:=I*2; (8) I:=T1+1;

(9) IF I<=20 GOTO \boxed{B_2}]

Block B_5: [(10) K:=P*3]
```



43

Summary

44 Readings and References

• Read the Tiger book:

Instruction selection pp. 205–216 Taming conditional branches pp. 185–188

• Or, read the Dragon book:

Introduction 513–521 Basic Blocks 528–530 Flow Graphs 532–534

45 Summary I

- Instruction selection picks which instruction to use, instruction scheduling picks the ordering of instructions.
- Register allocation picks which variables to keep in registers, register assignment picks the actual register in which a particular variable should be stored.
- We prefer to keep index variables and variables used in inner loops in registers.
- When we run out of registers, we have to pick a register to *spill*, i.e. to store back into memory. We avoid inserting spill code in inner loops.

46 Summary II

- Code generation checklist:
 - 1. Is the code correct?
 - 2. Are values kept in registers for as long as possible?
 - 3. Is the cheapest register always chosen for spilling?
 - 4. Are values in inner loops allocated to registers?
- A basic block is a *straight-line* piece of code, with no jumps in or out except at the beginning and end.
- Local code generation considers one basic block at a time, global one procedure, and inter-procedural one program.

47

Homework

48 Homework I

- Translate the program below into quadruples.
- Identify beginnings and ends of basic blocks.
- Build the control flow graph.

```
PROGRAM P;
VAR X : INTEGER; Y : REAL;
BEGIN
    X := 1; Y := 5.5;
    WHILE X < 10 DO
        Y := Y + FLOAT(X);
        X := X + 1;
```

```
IF Y > 10 THEN
        Y := Y * 2.2;
ENDIF;
ENDDO;
END.
```

49 07.330 Exam Question — Draw the CFG!

```
int A[5],x,i,n;
                       (1) i := 1
for (i=1; i<=n; i++) {
                       (2) IF i>n GOTO (14)
  if (i<n) {
                        (3) IF i>=n GOTO (6)
    x = A[i];
                        (4) x := A[i]
  \} else \{
                        (5) GOTO (11)
   while (x>4) {
                        (6) IF x<=4 GOTO (11)
                        (7) T1 := x*2
     x = x*2+A[i];
   };
                        (8) T2 := A[i]
 };
                        (9) x := T1+T2
                        (10) GOTO (6)
 x = x+5;
                        (11) x := x+5
                        (12) i := i+1
                        (13) GOTO (2)
```