#### CSc 553

#### Principles of Compilation

#### 24 : Instruction Scheduling I


# Department of Computer Science University of Arizona

collberg@gmail.com

Copyright © 2011 Christian Collberg

# Introduction

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで



#### Instruction Scheduling

- Instruction scheduling is an inherently machine dependent task. Unlike other code improvements which work with highor medium-level intermediate representations, instruction scheduling works explicitly with machine instructions.
- Instruction scheduling is often one of the last phases of code generation, performed after instruction selection and register allocation.
- However, scheduling affects register allocation, so, ideally, we'd like to do instruction scheduling and register allocation simultaneously.
- We'll look at a scheduling algorithm that works directly on the generated machine code.

# Instruction Pipelines

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

#### Instruction Pipelines

- Modern processors use instruction pipelines to speed up execution throughput (total amount of work done in a given time).
- The idea is that the execution of several instruction are overlapped in time, much the same as when a number of cars are assembled on an assembly line.
- The execution of instructions is broken down in several (4–7) individual pipeline stages.
- Pipelining doesn't speed up the execution of individual instructions; rather, it increases the number of simultaneously executing instruction and the rate at which they are started and completed.

## Instruction Pipelines II

- A typical 5-stage pipeline:
  - (1) Fetch | Fetch the instruction from memory (or instruction cache).

  - (2) Decode Decode the instruction and fetch the values of registers that the instruction will need.
  - (3) Execute Execute the instruction.
    - Memory Access memory (for load and store


instructions).



(4)


- Write Write the result of the instruction into the result register.
- Not all instructions make use of all the pipeline stages. There is often more than one execute stage.
- The MIPS R10000 has 7 stages: (1) Fetch, (2) Decode, (3) Issue Instruction and Read Registers, (4) Exec 1, (5) Exec 2, (6) Exec 3, (7) Register Write.


#### MIPS R10000 Block Diagram



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 三臣 - のへで


#### MIPS R10000 Die Photo






◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 - の々で

#### Pipeline Example II



#### Pipeline Data Hazards I



◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 - のへで

- The previous example shows one kind of problem we have with pipelines. Data hazards occur when the result of one instruction isn't ready in time for when that result is needed.
- Some processors will detect such situations and **stall** the pipeline until the value is ready. This is called a **harware/pipline interlock**.
- Interlocks are expensive (extra control logic on the chip which takes up valuable chip real estate) so some processors do away with them. Instead they rely on compilers and assemblers to insert NOPs when needed.


## Pipeline Data Hazards III

• Example: On a MIPS 2000, the value loaded by a 1d instruction isn't available to the immediately following instruction. The processor doesn't have hardware interlocks. If you give the following code the the assembler

ld	100(\$4), \$5
add	\$5, \$5, 56
it will inser	t the necessary NOPs:
ld	100(\$4), \$5
nop	
add	\$5, \$5, 56


 Even if the hardware does have interlocks, the compiler (or assembler) should pay attention to the order in which instructions are scheduled. A well scheduled program may be upt o 50% faster than an naïvely scheduled one.

#### Pipeline Data Hazards – Stalls



 Some processors take care of data hazards themselves – the pipeline is stalled for a number of cycles until the hazard is resolved. This is like inserting one or more bubbles (NOPs) in the pipeline.

#### Pipeline Data Hazards - Reordering



 The compiler can sometimes reorder instructions to avoid stalls.

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● の Q @

# Dependency Graphs

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

#### Dependency Graphs I

- An instruction scheduler reorders the instructions in an attempt at minimizing pipeline stalls.
- Obviously, we must not rearrange the code so that (when executed) it produces a different result from before!

We must therefore model all the dependencies between the instructions. We store this information in a directed dependency graph. The nodes of the graph are the instructions we're scheduling, and there's an edge a ⇒ b if instruction a must come before instruction b.

### Dependency Graphs II

• There can be three kinds of dependencies between instructions:

flow dependence

- Also, true dependence or definition-use dependence.
- (i)  $X := \cdots$

. . . . .

- (j) ··· := X
  - Instruction (i) generates (defines) a value which is used by instruction (j). We write (i)  $\longrightarrow$  (j).

▲日▼▲□▼▲□▼▲□▼ □ ののの

### Dependency Graphs III

anti-dependence

- Also, use-definition dependence.
- (i) ... := X
- (j) X := ···
  - Instruction (i) uses a value overwritten by instruction (j). We write (i) $\rightarrow$ (j).

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三回 ● のへで

Output-dependence

- Also, definition-definition dependence.
- (i)  $X := \cdots$
- (j) X := ···
  - Instructions (i) and (j) both assign to (define) the same variable. We write (i)→(j).
  - Regardless of the type of dependence, if instruction (j) depends on (i), then (i) has to be scheduled before (j).

#### Dependency Graphs V

Flow Dependence Example

- (1) 1d 100(\$3), \$2 .....  $\Rightarrow$  (1)  $\longrightarrow$  (5) (5) add \$5, \$2, 55
  - We can't move (1) after (5). If we did, \$2 would not have the correct value at (5). Hence there is a flow dependence between (1) and (5).

Anti-Dependence Example

(2) add \$5, \$2, 55  $\dots \dots \Rightarrow (2) \rightarrow (6)$ (6) li \$2, 33

\$2 gets a new value in (6). If we moved (2) after (6) \$2 would have the wrong value in (6).


Output-Dependence Example

- (3) li \$2,33
- (4) add \$2, \$5, 55  $\Rightarrow$  (3) $\rightarrow$ (4)
- (5) add \$6, \$2, 44
  - If we switched (3) and (4), \$2 would get the wrong value in (3).

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三回 ● のへで

_				Complex Example
(	1)	lw	\$1,	100(\$3)
(	2)	lw	\$2,	200(\$3)
(	3)	add	\$3,	\$3, 22
(4	4)	sub	\$1,	\$1, \$3
(	5)	SW	\$3,	500(\$0)
()	6)	add	\$2,	\$2, 11
(	7)	mul	\$4,	\$3, 44
()	8)	mul	\$5,	\$4, \$1
(	9)	div	\$5,	\$4, \$3
() () ()	5) 6) 7) 8)	sw add mul mul	\$3, \$2, \$4, \$5,	500(\$0) \$2, 11 \$3, 44 \$4, \$1

### Dependency Graphs VIII



- If instruction (b) depends on instruction (a) then (b) can be scheduled after a delay of one cycle.
- Real pipelines are more complex than this....

# **Topological Sorting**

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

### Topological Sorting I

- Problem: How to get dressed? I can't put my clothes on in an arbitrary order: socks have to be put on before shoes, shirt before tie, and so on.
- Each garment becomes a node in a DAG, and there's an edge from *u* to *v* if I have to put on *u before v*.

\_ Topological Sorting: \_\_\_\_\_

"Order the nodes of the graph G in a sequence such that if  $x \rightarrow y$  is an edge is G then x comes before y in the ordering."

\_\_ Simple Algorithm: \_\_\_\_\_


Repeat until no more nodes:

- Pick a node *n* without predecessors.
- Print *n*.
- Delete *n* and all its outgoing edges.


### Topological Sorting II

- In the folloing example, candidates are marked with a c.
- When there is more than one candidate to chose from, we pick one at random.
- There are often many possible topological orders to chose from. For example, since the watch node has no dependencies at all, I can put it on at any time.


## **Topological Sorting III**



### Topological Sorting IV



## Topological Sorting V



#### **Complete Topological Order**



# Algorithm

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

```
Last := {}; /* Last scheduled instr. */
REPEAT
  Candidates := set of all nodes without
    predecessors (incoming edges);
  Colliding := set of all instructions that collide with
    the instructions in Last; i.e. nodes n for which
    there is an arch Last \rightarrow n.
  realCandidates:= Candidates-Colliding;
  IF realCandidates \neq {} THEN
    b := Use heuristic to pick the best
      realCandidate to schedule:
    Remove b and all its outgoing edges from the graph;
    print b; Last := \{b\};
  FLSE
    print NOP; Last := {};
  ENDIF
UNTIL Candidates = {};
```

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

#### Heuristic

- In the "standard" topological sorting algorithm we pick a node at random when there are several candidate nodes to chose from. In our scheduling algorithm we need a better heuristic.
- If there is more than one real candidate (a candidate that doesn't collide with the last instruction scheduled) we choose one according to these criteria:
  - Pick the candidate with the largest number of outgoing edges. Scheduling this instruction early will hopefully give us more freedom to schedule the remaining instructions.
  - If all candidates have the same number of outgoing edges, pick the one that has the longest path to a leaf.


# Example

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

		Complex Example	
(1)	lw	\$1, 100(\$3)	
(2)	lw	\$2, 200(\$3)	
(3)	add	\$3, \$3, 22	
(4)	sub	\$1, \$1, \$3	
(5)	SW	\$3, 500(\$0)	
(6)	add	\$2, \$2, 11	
(7)	mul	\$4, \$3, 44	
(8)	mul	\$5, \$4, \$1	
(9)	div	\$5, \$4, \$3	


▲ロト ▲園 ▶ ▲ 臣 ▶ ▲ 臣 ▶ ○ 오 ()

# Example I (b)




- If instruction (b) depends on instruction (a) then (b) can be scheduled after a delay of one cycle.
- We mark real candidates with an r.

# Example I(c)




◆ロト ◆聞 ▶ ◆臣 ▶ ◆臣 ▶ ○ 臣 ○ の Q @

# Example I(d)



◆□ > ◆□ > ◆臣 > ◆臣 > ─ 臣 ─ のへで

## Example I(e)



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 三臣 - のへで

# Summary

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

- Read the Tiger book, Chapter 20, pp. 474-497.
- For a background on pipelining and hazards, see Patterson & Hennessy, "Computer Organization and Design – The Hardware/Software Interface", pp. 364–367,
- Wilhelm & Maurer, "Compiler Design", pp. 557–558, 570–580.
- Steven Muchnick, *Advanced Compiler Design and Implementation*, Section 9.2, pp. 269–274 and Chapter 17, pp. 531–547.

### Summary

- Some processors have instructions with pipeline hot-spots: A value that is computed in one cycle must be consumed in the next cycle (before it is overwritten).
- We have assumed that the delay between two instructions is always exactly 1 (one) cycle. Real processors require different delays depending on the instruction.

# Homework

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

### Homework I

• Consider the following basic block:

(1)	lw	\$1,	100(	(\$2)
(2)	li	\$3,	100	
(3)	add	\$2,	\$3,	55
(4)	sub	\$1,	\$3,	66
(5)	li	\$5,	99	
(6)	add	\$7,	\$3,	\$5
(7)	li	\$3,	93	
(8)	add	\$9,	\$2,	\$7
(9)	sub	\$1,	\$9,	\$3

- Construct the dependency graph.
- Apply the scheduling algorithm to the graph. Assume that there is a one-cycle delay between an instruction and when it's computed value can be used.
- 3 Is the generated schedule an optimal one?

# Exam Problems

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

## Exam Problem I (415.730 '96)

#### • What is a **pipeline data hazard**?

- Why is it important for the compiler to perform aggressive instruction scheduling, even when the architecture has hardware interlocks?
- Oescribe the algorithms and data structures needed to perform instruction scheduling in the presence of pipeline data hazards.