Sriraman Tallam

The University of Arizona Department of Computer Science Gould-Simpson Bldg., Rm. 718 1040 E. Fourth St. Tucson, AZ 85721-0077 Email: tmsriram@cs.arizona.edu URL: http://www.cs.arizona.edu/~tmsriram Telephone: 520-621-2759 FAX: 520-621-4246 Cell: 520-331-6598

RESEARCH INTERESTS

Dynamic program analysis for **Tracing**, **Debugging**, and **Fault-Avoidance** in Multi-threaded Applications; **Program Profiling**; **Software Testing**; Optimizations for power and energy in **Embedded Systems**. **EDUCATION**

Fall 2007 Ph.D. in Computer Science The University of Arizona (expected) Thesis : Dynamic techniques for Fault Location and Avoidance in Multi-threaded Applications. Advisor : Prof. Rajiv Gupta M.S. in Computer Science May 2003 The University of Arizona M.C.A. (Master of Computer Applications) **May 2000** Anna University **B.Sc. (Bachelor of Science) in Physics** March 1997 University of Madras

AWARDS_

Graduate Student Research Award, Dept. of Computer Science, Univ. of Arizona, 2007.

INDUSTRY EXPERIENCE

Software Engineer	Infosys Technologies Limited Mangalore, India	Jul. 2000 - Jun. 2001

RESEARCH EXPERIENCE

Research Intern	Intel Corporation	Summer 2006	
Mentor : Kshitij A. Doshi	Software Solutions Group		
Platform Centric Integrated Pe	erformance Characterization		
Developed methodologies to inte	grate platform events and processor events for	or performance	
characterization of industrial serv	er workloads. This resulted in our team being	the first within	
Intel to use platform events for performance monitoring.			
Research Intern	Microsoft Research	Summer 2004	
Manager : Hoi Vo	Programmer Productivity Research Center		
Research Assistant	Dept. of Computer Science	Fall 2002 - present	
Advisor : Rajiv Gupta	Univ. of Arizona	1	

Scalable Collection and Storage of Program Traces [TACO,PACT,ISSTA,FSE,CGO] I have developed techniques for efficiently collecting and storing the dynamic information (execution trace) from program executions involving one or more threads. These execution traces are widely used in debugging and can be in of the order of gigabytes even for a few seconds of execution. I have developed a representation to enable the compact storage of these traces on disk. I have also developed techniques to enable the tracing of programs that run forever, which is infeasible for conventional trace collection techniques. I have also developed a technique to enable efficient profiling of those program paths which cross loop back-edges and procedure boundaries.

Software Debugging, Testing and Fault-Avoidance [PLDI, PASTE, TR-1]

I have contributed to the development of a technique to identify errors in a program that manifest due to omitting the execution of some statements. This is challenging using dynamic analysis because the omitted statements do not generate any dynamic information. I have contributed to the implementation of reverse breakpoints in *Microsoft Visual Studio cordbg* debugger. It is being achieved by enabling support for programs to step backwards during execution. In Software Testing, I have developed a very efficient heuristic for the test-suite minimization problem. I have developed a techniques to enable on-line recovery of faults caused by the execution environment in applications by perturbing the original execution. I have also developed techniques to prevent this fault from occurring more than once.

Embedded Systems [POPL, JavaPDC]

I have developed a register allocation algorithm that is aware of bitwidths of program variables and is capable of packing multiple subword variables into a single register. This research was targeted towards embedded processors that have instruction sets supporting referencing of bit sections within registers. I have developed a program partitioning technique to save energy on an embedded device when it is possible to execute parts of a program remotely on a server through wireless communication.

JOURNAL PUBLICATIONS __

[1] TACO	S.Tallam and R. Gupta, "Unified Control Flow and Dependence Traces,"
	ACM Transactions on Architecture and Code Optimization, 30 pages, to appear.

CONFERENCE PUBLICATIONS

[1] ISSTA	S. Tallam , C. Tian, X. Zhang, and R. Gupta, "Enabling Tracing of Long-Running Multithreaded Programs via Dynamic Execution Reduction," <i>International Symposium on Software Testing and Analysis</i> , London, UK, July 2007, Accepton on Pate 329% (22 (101))
[2] PLDI	 Software Testing and Analysis, London, OK, July 2007. Acceptance Rate : 22 % (22/101). X. Zhang, S.Tallam, N.Gupta, and R. Gupta, "Towards Locating Execution Omission Errors," ACM SIGPLAN Conference on Programming Language Design and Implementa- tion. San Diego, June 2007. Acceptance Rate : 25% (45/178).
[3] FSE	X. Zhang, S.Tallam , and R. Gupta, "Dynamic Slicing Long Running Programs through Execution Fast Forwarding," <i>14th ACM SIGSOFT Symposium on Foundations of Software Engineering</i> , pages 81-91, Portland, Oregon, November 2006. Acceptance Rate : 20% (25/125).
[4] PACT	S.Tallam , R. Gupta, and X. Zhang, "Extended Whole Program Paths," <i>International Conference on Parallel Architectures and Compilation Techniques</i> , pages 17-26, Saint Louis, Missouri, September 2005, Acceptance Rate : 25% (30/119).
[5] CGO	S.Tallam , X. Zhang, and R. Gupta, "Extending Path Profiling across Loop Backedges and Procedure Boundaries," <i>Second Annual IEEE/ACM International Symposium on Code Generation and Optimization</i> , pages 251-262, San Jose, CA, March 2004. Acceptance Rate : 32% (25/79).
[6] POPL	S.Tallam and R. Gupta, "Bitwidth Aware Global Register Allocation," 30th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 85-96, New Orleans, LA, January 2003. Acceptance Rate : 19% (24/126).
[7] TR-1	S. Tallam , C. Tian, X. Zhang, and R. Gupta, "Perturbing Program Execution For Avoiding Environmental Faults," <i>In Submission</i> .

WORKSHOP PUBLICATIONS

[1] PASTE	S.Tallam and N. Gupta, "A Concept Analysis Inspired Greedy Algorithm for Test Suite Minimization," ACM SIGPLAN-SIGSOFT Workshop on Program Analysis for Software Tools and Engineering, Lisbon, Portugal, Sep. 2005. Acceptance Rate : 40 % (17/42).
[2] JavaPDC	S.Tallam and R. Gupta, "Profile-Guided Java Program Partitioning for Power Aware Computing," <i>Sixth International Workshop on Java for Parallel and Distributed Computing</i> , Santa Fe, NM, April 2004.
POSTERS	
[1] PLDI	"Profile-Guided Java Program Partitioning for Power Aware Computing," ACM SIG- PLAN Conference on Programming Language Design and Implementation, San Diego, CA, June 2003.
RESEARCH TOO	DLS

- Valgrind Dynamic Binary Instrumentation Framework.
- Microsoft Phoenix RDK Binary Instrumentation Tool.
- LLVM Compiler Infrastructure.
- Jockey an user-space record/replay library.

TEACHING EXPERIENCE

Fall 01,	TA	University of Arizona, Tucson, AZ
		CSc 344, Foundations of Computing, Teaching Assistant.
Spring 02,	TA	University of Arizona, Tucson, AZ
		CSc 445, Design and Analysis of Algorithms, Teaching Assistant.
Spring 07,	Grader	University of Arizona, Tucson, AZ
		CSC 553, Principles of Compilation, giving lectures and grading.

PROFESSIONAL ACTIVITIES ____

- Member of Association for Computing Machinery (ACM).
- Volunteer at HPCA 2007, Phoenix, AZ.
- Reviewed papers for conferences and journals:

I CTES 07	ISCA 07	DATE 07	MICRO 06
Electrical December 104	CASES OF		MICRO 00
Elsevier Journal 04	CASES 05	HIPEAC 05	MICRO 05
ICS 04	LCTES 04	HiPC 03	MICRO 03
ICS03	COLP 03	VPW 03	LARTES 02

REFERENCES _____

Rajiv Gupta (Professor) Department of Computer Science University of Arizona Tucson, AZ 85721-0077 (520) 626-2818 gupta@cs.arizona.edu

Kshitij A. Doshi (Principal Engineer) Software Solutions Group Intel Corporation Chandler, AZ 85226 (480) 552-9456 kshitij.a.doshi@intel.com

Neelam Gupta (Assistant Professor)

Department of Computer Science University of Arizona Tucson, AZ 85721-0077 (520) 626-8282 ngupta@cs.arizona.edu

Xiangyu Zhang (Assistant Professor) Department of Computer Science Purdue University West Lafayette, IN 47906 (765) 496-9415 xyzhang@cs.purdue.edu